The DS90CR286AT-Q1 receiver converts four LVDS (Low Voltage Differential Signaling) data
streams back into parallel 28 bits of LVCMOS data. The receiver data outputs strobe on the output
clock's rising edge.
The receiver LVDS clock operates at rates from 20 to 66 MHz. The DS90CR286AT-Q1
phase-locks...
↧